
2006 Microchip Technology Inc.
DS70117F-page 155
dsPIC30F6011/6012/6013/6014
conditions for the RCON register. In this case, it is not
assumed the user has set/cleared specific bits prior to
action specified in the condition column.
TABLE 20-6:
INITIALIZATION CONDITION FOR RCON REGISTER: CASE 2
Condition
Program
Counter
TRAPR IOPUWR EXTR SWR WDTO
IDLE
SLEEP POR BOR
Power-on Reset
0x000000
0
1
Brown-out Reset
0x000000
u
0
1
MCLR Reset during normal
operation
0x000000
u
1
0
u
Software Reset during
normal operation
0x000000
u
0
1
0
u
MCLR Reset during Sleep
0x000000
u
1
u
0
1
u
MCLR Reset during Idle
0x000000
u
1
u
0
1
0
u
WDT Time-out Reset
0x000000
u
0
1
0
u
WDT Wake-up
PC + 2
u
1
u
1
u
Interrupt Wake-up from
Sleep
PC + 2(1)
uu
u
1
u
Clock Failure Trap
0x000004
u
Trap Reset
0x000000
1
u
Illegal Operation Reset
0x000000
u
1
u
Legend: u = unchanged
Note:
When the wake-up is due to an enabled interrupt, the PC is loaded with the corresponding interrupt vector.